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ABSTRACT 
My employer asked a question and I had an immediate and natural response to that question. I 
didn't know how I would get there but I knew it was technologically feasible. This was how it 
all started. I had to design some hardware which was necessary for this project and I go over 
this. The hardware was not real complicated but it needed software and this added some 
complexity. I also needed some software for a PC and that was pretty complicated but thanks to 
some work previously done by someone else it served as a good foundation to build on. Most of 
this technology is not new but it works very well and is suitable for this application. This project 
took longer than one semester but I have arrived and the prototype works very well. 
This project required essentially three components: a board to interface with a machine, a PC, 
and a cable network for communication between these two components. I am new to writing a 
report of this magnitude but I will try to cover how I developed, integrated and tested all this 
hardware and software. 
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